




Aggressive SCE Development Continues

Industry-Wide Demonstrations of SCE Circuits (at 4.2K)



- 60 Gb/s world record chip to chip SCE logic communication
Includes 60 GHz psuedo-random binary sequence (PRBS) generator
Featured in NATURE online (www.nature.com) May 8, 2002
- 300 GHz digital divider measures world's fastest SCE foundry process
- Record of 1st pass success measures processes and discipline

Aggressive SCE Development Continues




Legend: Nb, SiO₂, Nb₂O₅, AlO_x / Nb₂O₅, MoNx 50 /sq, Mo / Al 0.15/sq

8 kA/cm² Process Features

- Junction anodization
- Three wiring levels and one ground plane
- Two resistor values (5.0 and 0.15 Ω /sq.)
- 14 masking step



Design Rule Features

- 1.0 μ m minimum feature contacts)
- 1.25 μ m junctions
- 2.6 μ m wire pitch



Anodized Junctions

SEM Photograph of 300 GHz
Static Divider Stage



Cross section after
base electrode etch

Nb Superconductor IC Fabrication Technology Development Roadmap

	Nb Technology					SIA CMOS
Year	1998	2000	2002	2004	2005	1992
Minimum feature	1.5 μ m	1.0 μ m	1.0 μ m	1.0 μ m	0.75 μ m	0.5 μ m
Minimum junction	2.5 μ m	1.75 μ m	1.25 μ m	1.00 μ m	0.75 μ m	N/A
J _c (A/cm ²)	2000	4000	8000	12000	20000	N/A
Number of masks	12	12	14	14-18	18	~20
Resistors	2	2	2	2	2	N/A
Metal line pitch	4 μ m	3 μ m	2.5 μ m	2.4 μ m	2 μ m	1.2 μ m
Metal interconnect layers	4	4	4	4.5	6	3
Planarization	no	no	partial	yes	yes	yes
Max. defects per cm ²	2	2	1	2	.1	.1
Water starts per month	12	12	12	120	240	20K
IQ count	128	128	128	640	1200	500
F _{div} (GHz), divider freq.	150	210	300	370	475	1
Processor Clock (GHz)	30	40	60	80	100	0.2
Gate Density (gates/cm ²)	6K	8K	16K	32K-64K	128K	300K